EDAToolsCafe, the Worlds #1 EDA Web Portal.
Search:
HP Invent
  Home | EDAVision | Companies | Downloads | Interviews | News | Jobs | Resources |  ItZnewz  | |  CaféTalk  | HP Store
  Check Mail | Free Email | Submit Material | Universities | Books & Courses | Designers Corner | Events | Demos | Membership | Fun Stuff | Weather | Advertise | e-Catalog Signup >> Site Tour <<
 Browse eCatalog:  Free subscription to EDA Daily News
eCatalogAsic & ICPCBFPGADesign Services
Email: 

News: Subscribe to NewsAgent |  Company News |  News Jump |  Post News
  EDA Company News

Submit Comments Printer Friendly Version

Novas Releases nLint

LAS VEGAS--(BUSINESS WIRE)--June 18, 2001--Novas, the leader in debug systems for complex chip designs, today announced the production release of nLint, the first modular linting tool to be integrated with a debug system. With nLint, IC designers now have the means to check their Verilog and VHDL code for design rule, syntax and semantic errors. nLint is a new module within the Debussy debug system, which means designers can use all of Debussy's features to locate, isolate, and understand the causes of errors in source code.

``At Novas we are committed to providing the design community with technology that reduces the longest portion of the IC design process, the verification cycle,'' said Scott Sandler, president and CEO of Novas. ``The combination of nLint and Debussy lifts people out of drudgery, enabling them to focus on their real goal -- creating enduring designs.''

nLint, available as an add-on module to Debussy, enables designers to create syntactically and semantically correct HDL code by performing source code checks to ensure conformance with design rules such as synchronous design, clocking scheme, naming conventions, and testability.

Chad Hale, senior ASIC engineer at Zaffire, a next-generation optical networking solutions provider for metropolitan and regional networks, has been utilizing nLint to ensure high-quality ASIC/FPGA designs. He commented, ``Finding coding errors in HDL languages can be a cumbersome task when using other third-party tools as a `work around'. In fact, in the past, finding errors in a 200-400k gate block of a design could take as long as an hour to just identify the errors. With nLint we are able to have a list of all errors and warnings in less than five minutes. This report was easy to use in correcting the coding errors. As a result, Zaffire has implemented nLint for the development of all ASIC/FPGA designs.''

Development

Novas and its partner company, Springsoft, together total over 130 employees worldwide, with R&D centers in Taiwan, China, and Silicon Valley. nLint is developed in the Shanghai R&D center, which employs over 20 people, making it the second largest EDA R&D center in Shanghai. ``China and India are the two world economies growing strongest now,'' said Kathleen Leavitt, vice president of marketing for Novas. ``We are pleased to contribute to establishing the design community in China.''

Pricing and Availability

nlint is available now as a Debussy option, at a U.S. list price of $16,500.

About Novas

Novas is the leader in debug systems for complex chip designs. The Company's Debussy® Total Debug system manages the design debug process for system-on-chip integrated circuits, dramatically reducing the time it takes to locate, isolate, and understand the causes of unexpected design behavior. Debussy increases designer and design team productivity during the time-intensive verification and debug phases. Novas has over 7,000 systems in use at hundreds of customer sites worldwide.

Novas is located at 2025 Gateway Place, Suite 480, San Jose, CA 95110.

Phone: 408/467-7888 or 888-NOVAS-38, Fax: 408/467-7889. For more information visit www.novas.com or send email to info@novas.com.


Contact:
     Novas
     Maggie Albrecht, 408/467-7867
     maggie@novas.com
      or
     KJ Communications
     Eileen Elam, 650/917-1488
     KjcomE@cs.com

Copyright 2001, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com